Projects and theses | Vojtěch Horký

Back to my homepage…

Here is a list of ideas (i.e., your improvements are welcomed) for individual or research projects as well as for the bachelor’s or master’s thesis that usually follow these projects. If you are interested, contact me, please. And contact me even if you have your own project idea: I will gladly supervise if it looks interesting.

Further inspiration can be also found on the department list or by looking at our current research.

For projects I prefer those that can continue with a thesis: the project itself is about base implementation and thorough evaluation and some extensions form the thesis (depending on the project nature).

I prefer system topics or topics related to performance measurement. If you are looking for concrete ideas, below is a brief list.

Among the system topics there is a huge potential in the microkernel system HelenOS: ideas can be found amont the existing issues or at a special page (and also at page for previous years of GSoC).

Specific project ideas

(None of these projects has a detailed roadmap – they rather represent possible directions. Talk to me and we can discuss the details.)

Smart LDAP proxy for BMC authentication

Many BMCs (baseboard management controller, i.e. special computer for controlling server blades or whole chassis) offer LDAP authentication to simplify centralized management. However, they expect a very rigid structure of the LDAP server tree.

The goal of the project is to add a proxy that would translate the requests to support user-defined trees. It should be even more flexible than bmcldap that imposes too many restrictions on the LDAP tree organization.

See more projects like this ...

VirtIO device for MSIM

The goal of this project is to extend MSIM with standardized VirtIO device into MSIM to simplify running existing systems inside MSIM. The primary purpose is to implement the device, writing a demo driver is a secondary objective.

See more projects like this ...

RISC-V extensions in MSIM

The goal of this project is to extend MSIM to support more RISC-V extensions. This project offers several directions ranging from relatively straightforward like the B extension for bit manipulation to more open ended simulating different memory models or cache layers.

See more projects like this ...